|
| dang wrote:
| Related:
|
| _John Mashey on RISC /CISC_ -
| https://news.ycombinator.com/item?id=9811397 - July 2015 (4
| comments)
|
| Others?
| KerrAvon wrote:
| Would love Mashey's thoughts on RISC V, but AFAICT he left the
| business a couple of decades ago.
| zozbot234 wrote:
| Yes but RISC-V is very risc-y by the criteria Mashey proposes
| here. The one thing that arguably doesn't fit much is the
| multiple insn sizes, and real-world RISC-V implementations have
| only two, at 2 or 4 bytes. That's still very low compared to
| historical CISC. And I think the atomic instructions do RMW to
| memory, but they carefully avoid complicated addres modes; they
| even dispense with register+immediate offset.
___________________________________________________________________
(page generated 2022-12-31 23:00 UTC) |